This is done the same way as with any other disk. Email will not be published required. Win7 home premium 64bit. The edits are in x86 machine code. Find More Posts by Johng1. Unfortunately, I do not know enough about hex editing to find where to patch.

Uploader: Sajar
Date Added: 21 March 2009
File Size: 50.22 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 91876
Price: Free* [*Free Regsitration Required]

I am running Windows 7 pro x Those connected at boot were not detected. Register df[6] is used by the option ROM code at offset 0x These configuration registers seem to control the hardware directly.

Contact Us Jmicroon Privacy and cookies.

Email will not be published required. Given my limited abilities to understand hex, I cannot locate where to apply the changes to. Why do you want to avoid the on-board SATA controller? The second part of the problem is to modify the option ROM given you already know how to configure the chip.

JMicron JMB36X SATA Controller Driver Driver – TechSpot

Why can it be?. Johng1 Win7 home premium 64bit 6 posts. It would be great if you can test it. Find More Posts by Johng1.


I think what you want is to change b1 02 to b1 A JMicron-specific driver is available only for Windows. Therefore, I chose to set register df[6] to cause the option ROM to quit without detecting drives.

JMicron JMB363 Add-on Card AHCI mode

Hard drive is SATA. Hot-plugging the PCIe card never worked for me.

Trying to do that in the option ROM causes a several-minute hang during boot when loading the option ROM again, seemingly jmb63 for a disk and giving upeven when a PATA disk is present. I have read through this page and start to comprehend the edits needed.

I used the newest version of the option ROM 1. My computer is dual boot, XP and Windows 7. Register Function 43 Defaults to 0x Which can be found here: They seem important, causing PCI config register bits 0xed[5: This is done the same way as with any other disk.

They might be similar enough you could replace one with the other, but they also might not be. The time now is Both ports on Jmocron. There is indeed a checksum byte. This seems to put the controller in AHCI mode.


The option ROM loads, correctly reports connected drives, and allows booting from them. The hang does not occur if the option ROM is skipped by setting 0xdf[6], so I use 0xa1 to be closer to what Linux does, although I notice no other differences between 0xf1 and 0xa1. I replaced 3 bytes with b1 02 The last byte of the file is used as a checksum. Find More Posts by Sanvean. You can use imicron HTML tags.